Diagnosis of Transistor Shorts in Logic Test Environment

Yoshinobu Higami, Kewal K. Saluja, Hiroshi Takahashi, Sin-ya Kobayashi, Yuzo Takamatsu. Diagnosis of Transistor Shorts in Logic Test Environment. In 15th Asian Test Symposium, ATS 2006, Fukuoka, Japan, November 20-23, 2006. pages 354-359, IEEE, 2006. [doi]

Authors

Yoshinobu Higami

This author has not been identified. Look up 'Yoshinobu Higami' in Google

Kewal K. Saluja

This author has not been identified. Look up 'Kewal K. Saluja' in Google

Hiroshi Takahashi

This author has not been identified. Look up 'Hiroshi Takahashi' in Google

Sin-ya Kobayashi

This author has not been identified. Look up 'Sin-ya Kobayashi' in Google

Yuzo Takamatsu

This author has not been identified. Look up 'Yuzo Takamatsu' in Google