The following publications are possibly variants of this publication:
- A 7b 1GS/s 7.2mW nonbinary 2b/cycle SAR ADC with register-to-DAC direct controlHyeok-Ki Hong, Wan Kim, Sun-Jae Park, Michael Choi, Ho-Jin Park, Seung-Tak Ryu. cicc 2012: 1-4 [doi]
- A 65 nm CMOS 7b 2 GS/s 20.7 mW Flash ADC With Cascaded Latch InterpolationJong-In Kim, Dong-Ryeol Oh, Dong-Shin Jo, Ba-Ro-Saim Sung, Seung-Tak Ryu. jssc, 50(10):2319-2330, 2015. [doi]
- A 40-nm CMOS 12b 120-MS/s Nonbinary SAR-Assisted SAR ADC With Double Clock-Rate Coarse DecisionYi-Ju Roh, Dong-Jin Chang, Seung-Tak Ryu. tcas, 67-II(12):2833-2837, 2020. [doi]