Steven F. Hoover. Timing-Abstract Circuit Design in Transaction-Level Verilog. In 2017 IEEE International Conference on Computer Design, ICCD 2017, Boston, MA, USA, November 5-8, 2017. pages 525-532, IEEE Computer Society, 2017. [doi]
Abstract is missing.