A 16-Bit 4.0-GS/s Calibration-Free 65nm DAC with >70dBc SFDR and <-80dBc IM3 up to 1GHz Using Constant-Activity Element Switching

Chengyu Huang, Yushen Fu, Zekun Yang, Yang Liu, Nan Sun, Xueqing Li, Huazhong Yang. A 16-Bit 4.0-GS/s Calibration-Free 65nm DAC with >70dBc SFDR and <-80dBc IM3 up to 1GHz Using Constant-Activity Element Switching. In 47th ESSCIRC 2021 - European Solid State Circuits Conference, ESSCIR 2021, Grenoble, France, September 13-22, 2021. pages 495-498, IEEE, 2021. [doi]

Authors

Chengyu Huang

This author has not been identified. Look up 'Chengyu Huang' in Google

Yushen Fu

This author has not been identified. Look up 'Yushen Fu' in Google

Zekun Yang

This author has not been identified. Look up 'Zekun Yang' in Google

Yang Liu

This author has not been identified. Look up 'Yang Liu' in Google

Nan Sun

This author has not been identified. Look up 'Nan Sun' in Google

Xueqing Li

This author has not been identified. Look up 'Xueqing Li' in Google

Huazhong Yang

This author has not been identified. Look up 'Huazhong Yang' in Google