VLSI design of dual-mode Viterbi/turbo decoder for 3GPP

Kai Huang, Fan-Min Li, Pei-Ling Shen, An-Yeu Wu. VLSI design of dual-mode Viterbi/turbo decoder for 3GPP. In ISCAS (4). pages 773-776, 2004.

Abstract

Abstract is missing.