19.3 A 50-to-66GHz 65nm CMOS all-digital fractional-N PLL with 220fsrms jitter - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Ahmed I. Hussein, Sriharsha Vasadi, Mazen Soliman, Jeyanandh Paramesh. 19.3 A 50-to-66GHz 65nm CMOS all-digital fractional-N PLL with 220fsrms jitter. In 2017 IEEE International Solid-State Circuits Conference, ISSCC 2017, San Francisco, CA, USA, February 5-9, 2017. pages 326-327, IEEE, 2017. [doi]

This author has not been identified. Look up 'Ahmed I. Hussein' in GoogleThis author has not been identified. Look up 'Sriharsha Vasadi' in GoogleThis author has not been identified. Look up 'Mazen Soliman' in GoogleThis author has not been identified. Look up 'Jeyanandh Paramesh' in Google

runs on WebDSL