Clock design of 300MHz 128-bit 2-way superscalar microprocessor

Fujio Ishihara, Christian Klinger, Ken-ichi Agawa. Clock design of 300MHz 128-bit 2-way superscalar microprocessor. In Proceedings of ASP-DAC 2000, Asia and South Pacific Design Automation Conference 2000, Yokohama, Japan. pages 647-652, ACM, 2000. [doi]

Authors

Fujio Ishihara

This author has not been identified. Look up 'Fujio Ishihara' in Google

Christian Klinger

This author has not been identified. Look up 'Christian Klinger' in Google

Ken-ichi Agawa

This author has not been identified. Look up 'Ken-ichi Agawa' in Google