Mohamed Ismail, Daniel Lo, G. Edward Suh. Improving worst-case cache performance through selective bypassing and register-indexed cache. In Proceedings of the 52nd Annual Design Automation Conference, San Francisco, CA, USA, June 7-11, 2015. pages 123, ACM, 2015. [doi]
Abstract is missing.