CMOS Scaling for sub-90 nm to sub-10 nm

Hiroshi Iwai. CMOS Scaling for sub-90 nm to sub-10 nm. In 17th International Conference on VLSI Design (VLSI Design 2004), with the 3rd International Conference on Embedded Systems Design, 5-9 January 2004, Mumbai, India. pages 30, IEEE Computer Society, 2004. [doi]

Abstract

Abstract is missing.