A 35 ns cycle time 3.3 V only 32 Mb NAND flash EEPROM

Yoshihisa Iwata, Ken-ichi Imamiya, Yoshihisa Sugiura, Hiroshi Nakamura, Hideko Oodaira, Masaki Momodomi, Yasuo Itoh, Toshiharu Watanabe, Hitoshi Araki, Kazuhito Narita, Kazunori Masuda, Junichi Miyamoto. A 35 ns cycle time 3.3 V only 32 Mb NAND flash EEPROM. J. Solid-State Circuits, 30(11):1157-1164, November 1995. [doi]

Authors

Yoshihisa Iwata

This author has not been identified. Look up 'Yoshihisa Iwata' in Google

Ken-ichi Imamiya

This author has not been identified. Look up 'Ken-ichi Imamiya' in Google

Yoshihisa Sugiura

This author has not been identified. Look up 'Yoshihisa Sugiura' in Google

Hiroshi Nakamura

This author has not been identified. Look up 'Hiroshi Nakamura' in Google

Hideko Oodaira

This author has not been identified. Look up 'Hideko Oodaira' in Google

Masaki Momodomi

This author has not been identified. Look up 'Masaki Momodomi' in Google

Yasuo Itoh

This author has not been identified. Look up 'Yasuo Itoh' in Google

Toshiharu Watanabe

This author has not been identified. Look up 'Toshiharu Watanabe' in Google

Hitoshi Araki

This author has not been identified. Look up 'Hitoshi Araki' in Google

Kazuhito Narita

This author has not been identified. Look up 'Kazuhito Narita' in Google

Kazunori Masuda

This author has not been identified. Look up 'Kazunori Masuda' in Google

Junichi Miyamoto

This author has not been identified. Look up 'Junichi Miyamoto' in Google