Predicting system-level area and delay for pipelined and nonpipelined designs

Rajiv Jain, Alice C. Parker, Nohbyung Park. Predicting system-level area and delay for pipelined and nonpipelined designs. IEEE Trans. on CAD of Integrated Circuits and Systems, 11(8):955-965, 1992. [doi]

Abstract

Abstract is missing.