Unified Architecture for Double/Two-Parallel Single Precision Floating Point Adder

Manish Kumar Jaiswal, Ray C. C. Cheung, M. Balakrishnan, Kolin Paul. Unified Architecture for Double/Two-Parallel Single Precision Floating Point Adder. IEEE Trans. on Circuits and Systems, 61-II(7):521-525, 2014. [doi]

Authors

Manish Kumar Jaiswal

This author has not been identified. Look up 'Manish Kumar Jaiswal' in Google

Ray C. C. Cheung

This author has not been identified. Look up 'Ray C. C. Cheung' in Google

M. Balakrishnan

This author has not been identified. Look up 'M. Balakrishnan' in Google

Kolin Paul

This author has not been identified. Look up 'Kolin Paul' in Google