Manish Kumar Jaiswal, Ray C. C. Cheung, M. Balakrishnan, Kolin Paul. Unified Architecture for Double/Two-Parallel Single Precision Floating Point Adder. IEEE Trans. on Circuits and Systems, 61-II(7):521-525, 2014. [doi]
No references recorded for this publication.
No citations of this publication recorded.