The following publications are possibly variants of this publication:
- Resilient die-stacked DRAM cachesJaewoong Sim, Gabriel H. Loh, Vilas Sridharan, Mike O'Connor. isca 2013: 416-427 [doi]
- A register-file approach for row buffer caches in die-stacked DRAMsGabriel H. Loh. micro 2011: 351-361 [doi]
- A Configurable and Strong RAS Solution for Die-Stacked DRAM CachesJaewoong Sim, Gabriel H. Loh, Vilas Sridharan, Mike O'Connor. micro, 34(3):80-90, 2014. [doi]
- Die-stacked DRAM caches for servers: hit ratio, latency, or bandwidth? have it all with footprint cacheDjordje Jevdjic, Stavros Volos, Babak Falsafi. isca 2013: 404-415 [doi]
- Efficiently enabling conventional block sizes for very large die-stacked DRAM cachesGabriel H. Loh, Mark D. Hill. micro 2011: 454-464 [doi]