Testing for multiple faults in domino-CMOS logic circuits

Niraj K. Jha. Testing for multiple faults in domino-CMOS logic circuits. IEEE Trans. on CAD of Integrated Circuits and Systems, 7(1):109-116, 1988. [doi]

Abstract

Abstract is missing.