Thomas A. Johnson, Ronald W. Knepper, Victor Marcello, Wen Wang. Chip Substrate Resistance Modeling Technique for Integrated Circuit Design. IEEE Trans. on CAD of Integrated Circuits and Systems, 3(2):126-134, 1984. [doi]
No references recorded for this publication.
No citations of this publication recorded.