Statistical Timing Optimization of Combinatorial Logic Circuits

Horng-Fei Jyu, Sharad Malik. Statistical Timing Optimization of Combinatorial Logic Circuits. In ICCD. pages 77-80, 1993.

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.