Improved Effective Capacitance Computations for Use in Logic and Layout Optimization

Andrew B. Kahng, Sudhakar Muddu. Improved Effective Capacitance Computations for Use in Logic and Layout Optimization. In 12th International Conference on VLSI Design (VLSI Design 1999), 10-13 January 1999, Goa, India. pages 578-583, IEEE Computer Society, 1999. [doi]

Authors

Andrew B. Kahng

This author has not been identified. Look up 'Andrew B. Kahng' in Google

Sudhakar Muddu

This author has not been identified. Look up 'Sudhakar Muddu' in Google