Design of Area-Power-Delay Efficient Square Root Carry Select Adder

Chetan Kamble, R. K. Siddharth, Shivnarayan Patidar, M. H. Vasantha, Nithin Y. B. Kumar. Design of Area-Power-Delay Efficient Square Root Carry Select Adder. In IEEE International Symposium on Smart Electronic Systems, iSES 2018 (Formerly iNiS), Hyderabad, India, December 17-19, 2018. pages 80-85, IEEE, 2018. [doi]

Abstract

Abstract is missing.