A Systolic Design-Rule Checker

Rajiv Kane, Sartaj K. Sahni. A Systolic Design-Rule Checker. IEEE Trans. on CAD of Integrated Circuits and Systems, 6(1):22-32, 1987. [doi]

Authors

Rajiv Kane

This author has not been identified. Look up 'Rajiv Kane' in Google

Sartaj K. Sahni

This author has not been identified. Look up 'Sartaj K. Sahni' in Google