A Systolic Design-Rule Checker

Rajiv Kane, Sartaj K. Sahni. A Systolic Design-Rule Checker. IEEE Trans. on CAD of Integrated Circuits and Systems, 6(1):22-32, 1987. [doi]

Abstract

Abstract is missing.