A 1.25MS/S Two-Step Incremental ADC with 100DB DR and 110DB SFDR

Takato Katayama, Shiko Miyashita, Kazuki Sobue, Koichi Hamashita. A 1.25MS/S Two-Step Incremental ADC with 100DB DR and 110DB SFDR. In 2018 IEEE Symposium on VLSI Circuits, Honolulu, HI, USA, June 18-22, 2018. pages 205-206, IEEE, 2018. [doi]

Authors

Takato Katayama

This author has not been identified. Look up 'Takato Katayama' in Google

Shiko Miyashita

This author has not been identified. Look up 'Shiko Miyashita' in Google

Kazuki Sobue

This author has not been identified. Look up 'Kazuki Sobue' in Google

Koichi Hamashita

This author has not been identified. Look up 'Koichi Hamashita' in Google