Two phase clocked subthreshold adiabatic logic circuit

Kazunari Kato, Yasuhiro Takahashi, Toshikazu Sekine. Two phase clocked subthreshold adiabatic logic circuit. IEICE Electronic Express, 12(20):20150695, 2015. [doi]

Authors

Kazunari Kato

This author has not been identified. Look up 'Kazunari Kato' in Google

Yasuhiro Takahashi

This author has not been identified. Look up 'Yasuhiro Takahashi' in Google

Toshikazu Sekine

This author has not been identified. Look up 'Toshikazu Sekine' in Google