Overview on ESD protection design for mixed-voltage I/O interfaces with high-voltage-tolerant power-rail ESD clamp circuits in low-voltage thin-oxide CMOS technology - researchr publication

researchr

You are not signed in
Sign in
Sign up

Ming-Dou Ker, Wei-Jen Chang. Overview on ESD protection design for mixed-voltage I/O interfaces with high-voltage-tolerant power-rail ESD clamp circuits in low-voltage thin-oxide CMOS technology. Microelectronics Reliability, 47(1):27-35, 2007. [doi]

Abstract is missing.

runs on WebDSL