An FRAM-Based Nonvolatile Logic MCU SoC Exhibiting 100% Digital State Retention at ${\rm VDD}=$ 0 V Achieving Zero Leakage With ${<}$ 400-ns Wakeup Time for ULP Applications - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Sudhanshu Khanna, Steven Bartling, Michael Clinton, Scott R. Summerfelt, John A. Rodriguez, Hugh P. McAdams. An FRAM-Based Nonvolatile Logic MCU SoC Exhibiting 100% Digital State Retention at ${\rm VDD}=$ 0 V Achieving Zero Leakage With ${<}$ 400-ns Wakeup Time for ULP Applications. J. Solid-State Circuits, 49(1):95-106, 2014. [doi]

This author has not been identified. Look up 'Sudhanshu Khanna' in GoogleThis author has not been identified. Look up 'Steven Bartling' in GoogleThis author has not been identified. Look up 'Michael Clinton' in GoogleThis author has not been identified. Look up 'Scott R. Summerfelt' in GoogleThis author has not been identified. Look up 'John A. Rodriguez' in GoogleThis author has not been identified. Look up 'Hugh P. McAdams' in Google

runs on WebDSL