The following publications are possibly variants of this publication:
- A 450-fs jitter PVT-robust fractional-resolution injection-locked clock multiplier using a DLL-based calibrator with replica-delay-cellsMina Kim, Seojin Choi, Jaehyouk Choi. vlsic 2015: 142 [doi]
- A PVT-Robust and Low-Jitter Ring-VCO-Based Injection-Locked Clock Multiplier With a Continuous Frequency-Tracking Loop Using a Replica-Delay Cell and a Dual-Edge Phase DetectorSeojin Choi, Seyeon Yoo, Younghyun Lim, Jaehyouk Choi. jssc, 51(8):1878-1889, 2016. [doi]
- 10.7 A 185fsrms-integrated-jitter and -245dB FOM PVT-robust ring-VCO-based injection-locked clock multiplier with a continuous frequency-tracking loop using a replica-delay cell and a dual-edge phase detectorSeojin Choi, Seyeon Yoo, Jaehyouk Choi. isscc 2016: 194-195 [doi]
- A PVT-robust -59-dBc reference spur and 450-fsRMS jitter injection-locked clock multiplier using a voltage-domain period-calibrating loopYongsun Lee, Heein Yoon, Mina Kim, Jaehyouk Choi. vlsic 2016: 1-2 [doi]
- A Low-Jitter and Low-Reference-Spur Ring-VCO- Based Injection-Locked Clock Multiplier Using a Triple-Point Background CalibratorSeyeon Yoo, Seojin Choi, Yongsun Lee, Taeho Seong, Younghyun Lim, Jaehyouk Choi. jssc, 56(1):298-309, 2021. [doi]
- A Low Phase Noise Injection-Locked Programmable Reference Clock Multiplier With a Two-Phase PVT-Calibrator for ΔΣ PLLsYongsun Lee, Mina Kim, Taeho Seong, Jaehyouk Choi. tcas, 62-I(3):635-644, 2015. [doi]
- rms Jitter Subsampling PLL/DLL-Based Injection-Locked Clock MultiplierDong Hyun Yoon, Dong-Kyu Jung, Kiho Seong, Jae-Soub Han, Keun-Yong Chung, Ju Eon Kim, Tony Tae-Hyoung Kim, Kwang-Hyun Baek. tvlsi, 30(7):915-925, 2022. [doi]
- A PVT Variation-Robust All-Digital Injection-Locked Clock Multiplier With Real-Time Offset Tracking Using Time-Division Dual CalibrationMin-Seong Choo, SungWoo Kim, Han-Gon Ko, Sung-Yong Cho, Kwanseo Park, Jinhyung Lee, Soyeong Shin, Hankyu Chi, Deog Kyoon Jeong. jssc, 56(8):2525-2538, 2021. [doi]