Dual-loop Digital PLL Design for Adaptive Clock Recovery

Tae Hun Kim, Beomsup Kim. Dual-loop Digital PLL Design for Adaptive Clock Recovery. In ASP-DAC. pages 347-352, 1998.

Authors

Tae Hun Kim

This author has not been identified. Look up 'Tae Hun Kim' in Google

Beomsup Kim

This author has not been identified. Look up 'Beomsup Kim' in Google