A 10-bit 300MSample/s pipelined ADC using time-interleaved SAR ADC for front-end stages - researchr publication

researchr

You are not signed in
Sign in
Sign up

Young-Hwa Kim, Jaewon Lee, SeongHwan Cho. A 10-bit 300MSample/s pipelined ADC using time-interleaved SAR ADC for front-end stages. In International Symposium on Circuits and Systems (ISCAS 2010), May 30 - June 2, 2010, Paris, France. pages 4041-4044, IEEE, 2010. [doi]

Abstract is missing.

runs on WebDSL