Wooseok Kim, Jaejin Park, Hojin Park, Deog Kyoon Jeong. Layout Synthesis and Loop Parameter Optimization of a Low-Jitter All-Digital Pixel Clock Generator. J. Solid-State Circuits, 49(3):657-672, 2014. [doi]
No references recorded for this publication.
No citations of this publication recorded.