The following publications are possibly variants of this publication:
- A Single-Ended NRZ Receiver With Gain-Enhanced Active-Inductive CTLE and Reference-Selection DFE for Memory InterfacesJonghyuck Choi, Yoonjae Choi, Jincheol Sim, Youngwook Kwon, Seungwoo Park, Seongcheol Kim, Changmin Sim, Chulwoo Kim. jssc, 59(4):1261-1270, April 2024. [doi]
- A 16-Gb/s NRZ Receiver With 0.0019-pJ/bit/dB 1-Tap Charge-Redistribution DFEJonghyuck Choi, Yoonjae Choi, Hyunsu Park, Jincheol Sim, Youngwook Kwon, Seungwoo Park, Seongcheol Kim, Chulwoo Kim. tcasII, 70(3):904-908, March 2023. [doi]
- A 2-stage with 3-stack 1-tap DFE Sense Amplifier based on Dual Reference for High Speed & Low Power DRAM InterfaceYinchuan Gu, Chris Eom, Jake Jung, Brian Lee, Edwin Kim, Kanyu Cao. asicon 2021: 1-4 [doi]
- A 24-Gb/s/pin Single-Ended PAM-4 Receiver With 1-Tap Decision Feedback Equalizer Using Inverter-Based Summer for Memory InterfacesHyunkyu Park, Yong-Un Jeong, Suhwan Kim. access, 10:91888-91896, 2022. [doi]
- A 2.44-pJ/b 1.62-10-Gb/s Receiver for Next Generation Video Interface Equalizing 23-dB Loss With Adaptive 2-Tap Data DFE and 1-Tap Edge DFEJinhyung Lee, Kwanseo Park, KwangHo Lee, Deog Kyoon Jeong. tcas, 65(10):1295-1299, 2018. [doi]
- A Single-Loop SS-LMS Algorithm With Single-Ended Integrating DFE Receiver for Multi-Drop DRAM InterfaceHyung-Joon Chi, Jae-Seung Lee, Seong-Hwan Jeon, Seung-Jun Bae, Young-Soo Sohn, Jae-Yoon Sim, Hong June Park. jssc, 46(9):2053-2063, 2011. [doi]
- A 3.2Gb/s 8b Single-Ended Integrating DFE RX for 2-Drop DRAM Interface with Internal Reference Voltage and Digital CalibrationHyung-Joon Chi, Jae-Seung Lee, Seong-Hwan Jeon, Seung-Jun Bae, Jae-Yoon Sim, Hong June Park. isscc 2008: 112-113 [doi]