N. Ravi Kiran, G. Harish, A. Karthik, Siva Sankar Yellampalli. Low power and hardware cost STUMPS BIST. In 19th International Symposium on VLSI Design and Test, VDAT 2015, Ahmedabad, India, June 26-29, 2015. pages 1-4, IEEE, 2015. [doi]
Abstract is missing.