Design method for an over-IO-Gb/s CMOS CML buffer circuit for delay control - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Keiji Kishine, Hiromi Inaba, Yusuke Ohtomo, Makoto Nakamura, Mitsuo Nakamura. Design method for an over-IO-Gb/s CMOS CML buffer circuit for delay control. In 55th IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2012, Boise, ID, USA, August 5-8, 2012. pages 602-605, IEEE, 2012. [doi]

This author has not been identified. Look up 'Keiji Kishine' in GoogleThis author has not been identified. Look up 'Hiromi Inaba' in GoogleThis author has not been identified. Look up 'Yusuke Ohtomo' in GoogleThis author has not been identified. Look up 'Makoto Nakamura' in GoogleThis author has not been identified. Look up 'Mitsuo Nakamura' in Google

runs on WebDSL