Yen-Chun Ko, Shih-Hsu Huang. 3D IC Memory BIST Controller Allocation for Test Time Minimization Under Power Constraints. In 26th IEEE Asian Test Symposium, ATS 2017, Taipei City, Taiwan, November 27-30, 2017. pages 260-265, IEEE Computer Society, 2017. [doi]
Abstract is missing.