Flip-Flops and Scan-Path Elements for Nanoelectronics

René Kothe, Heinrich Theodor Vierhaus. Flip-Flops and Scan-Path Elements for Nanoelectronics. In Patrick Girard, Andrzej Krasniewski, Elena Gramatová, Adam Pawlak, Tomasz Garbolino, editors, Proceedings of the 10th IEEE Workshop on Design & Diagnostics of Electronic Circuits & Systems (DDECS 2007), Kraków, Poland, April 11-13, 2007. pages 307-312, IEEE Computer Society, 2007.

Abstract

Abstract is missing.