15.7 14b 35MS/S SAR ADC achieving 75dB SNDR and 99dB SFDR with loop-embedded input buffer in 40nm CMOS

Martin Kramer, Erwin Janssen, Kostas Doris, Boris Murmann. 15.7 14b 35MS/S SAR ADC achieving 75dB SNDR and 99dB SFDR with loop-embedded input buffer in 40nm CMOS. In 2015 IEEE International Solid-State Circuits Conference, ISSCC 2015, Digest of Technical Papers, San Francisco, CA, USA, February 22-26, 2015. pages 1-3, IEEE, 2015. [doi]

Authors

Martin Kramer

This author has not been identified. Look up 'Martin Kramer' in Google

Erwin Janssen

This author has not been identified. Look up 'Erwin Janssen' in Google

Kostas Doris

This author has not been identified. Look up 'Kostas Doris' in Google

Boris Murmann

This author has not been identified. Look up 'Boris Murmann' in Google