S. Krishnakumar, P. Suresh, S. Sadashiva Rao, M. P. Pareek, R. Gupta. A single chip, pipelined, cascadable, multichannel, signal processor. In 8th International Conference on VLSI Design (VLSI Design 1995), 4-7 January 1995, New Delhi, India. pages 150-155, IEEE Computer Society, 1995. [doi]
Abstract is missing.