Clock Period Minimization with Iterative Binding Based on Stochastic Wirelength Estimation during High-Level Synthesis

Vyas Krishnan, Srinivas Katkoori. Clock Period Minimization with Iterative Binding Based on Stochastic Wirelength Estimation during High-Level Synthesis. In 21st International Conference on VLSI Design (VLSI Design 2008), 4-8 January 2008, Hyderabad, India. pages 641-646, IEEE Computer Society, 2008. [doi]

Authors

Vyas Krishnan

This author has not been identified. Look up 'Vyas Krishnan' in Google

Srinivas Katkoori

This author has not been identified. Look up 'Srinivas Katkoori' in Google