Reducing Power, Leakage, and Area of Standard-Cell ASICs Using Threshold Logic Flip-Flops

Niranjan Kulkarni, Jinghua Yang, Jae-sun Seo, Sarma B. K. Vrudhula. Reducing Power, Leakage, and Area of Standard-Cell ASICs Using Threshold Logic Flip-Flops. IEEE Trans. VLSI Syst., 24(9):2873-2886, 2016. [doi]

Authors

Niranjan Kulkarni

This author has not been identified. Look up 'Niranjan Kulkarni' in Google

Jinghua Yang

This author has not been identified. Look up 'Jinghua Yang' in Google

Jae-sun Seo

This author has not been identified. Look up 'Jae-sun Seo' in Google

Sarma B. K. Vrudhula

This author has not been identified. Look up 'Sarma B. K. Vrudhula' in Google