The following publications are possibly variants of this publication:
- Drain current modelling of double gate-all-around (DGAA) MOSFETsArun Kumar, Shiv Bhushan, Pramod Kumar Tiwari. iet-cds, 13(4):519-525, 2019. [doi]
- Drain current model for a gate all around (GAA) p-n-p-n tunnel FETRakhi Narang, Manoj Saxena, R. S. Gupta, Mridula Gupta. mj, 44(6):479-488, 2013. [doi]
- Comprehensive Analysis of Gate-Induced Drain Leakage in Emerging FET Architectures: Nanotube FETs Versus Nanowire FETsShubham Sahay, Mamidala Jagadesh Kumar. access, 5:18918-18926, 2017. [doi]
- Impact of temperature variation on noise parameters and HCI degradation of Recessed Source/Drain Junctionless Gate All Around MOSFETsAlok Kumar, Tarun Kumar Gupta, Bhavana P. Shrivastava, Abhinav Gupta. mj, 134:105720, April 2023. [doi]
- Modeling the threshold voltage of core-and-outer gates of ultra-thin nanotube Junctionless-double gate-all-around (NJL-DGAA) MOSFETsNitish Kumar, Vaibhav Purwar, Himanshi Awasthi, Rajeev Gupta, Kunal Singh, Sarvesh Dubey. mj, 113:105104, 2021. [doi]
- Analytical Modeling of Subthreshold Current and Subthreshold Swing of Schottky-Barrier Source/Drain Double Gate-All-Around (DGAA) MOSFETsArun Kumar, P. S. T. N. Srinivas, Pramod Kumar Tiwari. ifip5-5 2019: 355-359 [doi]
- Characterization for Sub-5nm Technology Nodes of Junctionless Gate-All-Around Nanowire FETsAruru Sai Kumar, M. Deekshana, V. Bharath Sreenivasulu, Rajendra Prasad Somineni, D. Kanthi Sudha. icccnt 2022: 1-5 [doi]