Clock-aware placement for large-scale heterogeneous FPGAs

Yun-Chih Kuo, Chau-Chin Huang, Shih-Chun Chen, Chun-Han Chiang, Yao-Wen Chang, Sy-Yen Kuo. Clock-aware placement for large-scale heterogeneous FPGAs. In 2017 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2017, Irvine, CA, USA, November 13-16, 2017. pages 519-526, IEEE, 2017. [doi]

Authors

Yun-Chih Kuo

This author has not been identified. Look up 'Yun-Chih Kuo' in Google

Chau-Chin Huang

This author has not been identified. Look up 'Chau-Chin Huang' in Google

Shih-Chun Chen

This author has not been identified. Look up 'Shih-Chun Chen' in Google

Chun-Han Chiang

This author has not been identified. Look up 'Chun-Han Chiang' in Google

Yao-Wen Chang

This author has not been identified. Look up 'Yao-Wen Chang' in Google

Sy-Yen Kuo

This author has not been identified. Look up 'Sy-Yen Kuo' in Google