The following publications are possibly variants of this publication:
- Clock-Aware Placement for Large-Scale Heterogeneous FPGAsJianli Chen, Zhifeng Lin, Yun-Chih Kuo, Chau-Chin Huang, Yao-Wen Chang, Shih-Chun Chen, Chun-Han Chiang, Sy-Yen Kuo. tcad, 39(12):5042-5055, 2020. [doi]
- High-performance placement for large-scale heterogeneous FPGAs with clock constraintsZiran Zhu, Yangjie Mei, Zijun Li, Jingwen Lin, Jianli Chen, Jun Yang, Yao-Wen Chang. dac 2022: 643-648 [doi]
- Efficient and effective packing and analytical placement for large-scale heterogeneous FPGAsYu-Chen Chen, Sheng-Yen Chen, Yao-Wen Chang. iccad 2014: 647-654 [doi]
- RippleFPGA: a routability-driven placement for large-scale heterogeneous FPGAsChak-Wa Pui, Gengjie Chen, Wing-Kai Chow, Ka Chun Lam, Jian Kuang 0001, Peishan Tu, Hang Zhang, Evangeline F. Y. Young, Bei Yu. iccad 2016: 67 [doi]
- CNN-inspired analytical global placement for large-scale heterogeneous FPGAsHuimin Wang, Xingyu Tong, Chenyue Ma, Runming Shi, Jianli Chen, Kun Wang, Jun Yu, Yao-Wen Chang. dac 2022: 637-642 [doi]
- Routing-architecture-aware analytical placement for heterogeneous FPGAsSheng-Yen Chen, Yao-Wen Chang. dac 2015: 27 [doi]
- Timing-Driven Placement for FPGAs with Heterogeneous Architectures and Clock ConstraintsZhifeng Lin, Yanyue Xie, Gang Qian, Jianli Chen, Sifei Wang, Jun Yu, Yao-Wen Chang. date 2021: 1564-1569 [doi]