The following publications are possibly variants of this publication:
- Decomposition of instruction decoders for low-power designsWu-An Kuo, TingTing Hwang, Allen C.-H. Wu. todaes, 11(4):880-889, 2006. [doi]
- Instruction buffering for nested loops in low power designChi Ta Wu, TingTing Hwang. iscas 2002: 81-84 [doi]
- Instruction buffering for nested loops in low-power designChi Ta Wu, Ang-Chih Hsieh, TingTing Hwang. tvlsi, 14(7):780-784, 2006. [doi]
- Output-pattern directed decomposition for low power designChi-Wei Hu, TingTing Hwang. iscas 2004: 137-140