Design space exploration for optimizing on-chip communication architectures

Kanishka Lahiri, Anand Raghunathan, Sujit Dey. Design space exploration for optimizing on-chip communication architectures. IEEE Trans. on CAD of Integrated Circuits and Systems, 23(6):952-961, 2004. [doi]

Authors

Kanishka Lahiri

This author has not been identified. Look up 'Kanishka Lahiri' in Google

Anand Raghunathan

This author has not been identified. Look up 'Anand Raghunathan' in Google

Sujit Dey

This author has not been identified. Look up 'Sujit Dey' in Google