Design space exploration for optimizing on-chip communication architectures

Kanishka Lahiri, Anand Raghunathan, Sujit Dey. Design space exploration for optimizing on-chip communication architectures. IEEE Trans. on CAD of Integrated Circuits and Systems, 23(6):952-961, 2004. [doi]

Possibly Related Publications

The following publications are possibly variants of this publication: