The LOTTERYBUS on-chip communication architecture

Kanishka Lahiri, Anand Raghunathan, Ganesh Lakshminarayana. The LOTTERYBUS on-chip communication architecture. IEEE Trans. VLSI Syst., 14(6):596-608, 2006. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.