Joint AGC-Equalization Algorithm and VLSI Architecture for Wirelined Transceiver Designs

Jyh-Ting Lai, An-Yeu Wu, Chien-Hsiung Lee. Joint AGC-Equalization Algorithm and VLSI Architecture for Wirelined Transceiver Designs. IEEE Trans. VLSI Syst., 15(2):236-240, 2007. [doi]

Abstract

Abstract is missing.