The following publications are possibly variants of this publication:
- MaxPB: Accelerating PCM Write by Maximizing the Power Budget UtilizationZheng Li, Fang Wang, Dan Feng, Yu Hua, Jingning Liu, Wei Tong. taco, 13(4), 2016. [doi]
- Power-Utility-Driven Write Management for MLC PCMBing Li, Yu Hu, Ying Wang, Jing Ye, Xiaowei Li. jetc, 13(3), 2017. [doi]
- PSI Conscious Write Scheduling: Architectural Support for Reliable Power Delivery in 3-D Die-Stacked PCMYing Wang, Yinhe Han, Huawei Li, Lei Zhang, Yuanqing Cheng, Xiaowei Li 0001. tvlsi, 24(5):1613-1625, 2016. [doi]
- Write Mode Aware Loop Tiling for High Performance Low Power Volatile PCMKeni Qiu, Qing'an Li, Chun Jason Xue. dac 2014: 1-6 [doi]
- Write Mode Aware Loop Tiling for High Performance Low Power Volatile PCM in Embedded SystemsKeni Qiu, Qing'an Li, Jingtong Hu, Weigong Zhang, Chun Jason Xue. TC, 65(7):2313-2324, 2016. [doi]
- Compiler directed write-mode selection for high performance low power volatile PCMQing'an Li, Lei Jiang, Youtao Zhang, Yanxiang He, Chun Jason Xue. lctrts 2013: 101-110 [doi]
- Write Energy Reduction for PCM via Pumping Efficiency ImprovementHuizhang Luo, Qing Liu 0002, Jingtong Hu, Qiao Li, Liang Shi, Qingfeng Zhuge, Edwin Hsing-Mean Sha. tos, 14(3), 2018. [doi]