A 2.7 pJ/cycle 16 MHz, 0.7 µW Deep Sleep Power ARM Cortex-M0+ Core SoC in 28 nm FD-SOI - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Guenole Lallement, Fady Abouzeid, Martin Cochet, Jean-Marc Daveau, Philippe Roche, Jean-Luc Autran. A 2.7 pJ/cycle 16 MHz, 0.7 µW Deep Sleep Power ARM Cortex-M0+ Core SoC in 28 nm FD-SOI. J. Solid-State Circuits, 53(7):2088-2100, 2018. [doi]

This author has not been identified. Look up 'Guenole Lallement' in GoogleThis author has not been identified. Look up 'Fady Abouzeid' in GoogleThis author has not been identified. Look up 'Martin Cochet' in GoogleThis author has not been identified. Look up 'Jean-Marc Daveau' in GoogleThis author has not been identified. Look up 'Philippe Roche' in GoogleThis author has not been identified. Look up 'Jean-Luc Autran' in Google

runs on WebDSL