A 0.079-pJ/b/dB 32-Gb/s 2× Half-Baud-Rate CDR Circuit With Frequency Detector

Yi-Hao Lan, Shen-Iuan Liu. A 0.079-pJ/b/dB 32-Gb/s 2× Half-Baud-Rate CDR Circuit With Frequency Detector. IEEE Trans. VLSI Syst., 32(4):704-713, April 2024. [doi]

Authors

Yi-Hao Lan

This author has not been identified. Look up 'Yi-Hao Lan' in Google

Shen-Iuan Liu

This author has not been identified. Look up 'Shen-Iuan Liu' in Google