A 0.079-pJ/b/dB 32-Gb/s 2× Half-Baud-Rate CDR Circuit With Frequency Detector - researchr publication related

researchr

You are not signed in
Sign in
Sign up

Yi-Hao Lan, Shen-Iuan Liu. A 0.079-pJ/b/dB 32-Gb/s 2× Half-Baud-Rate CDR Circuit With Frequency Detector. IEEE Trans. VLSI Syst., 32(4):704-713, April 2024. [doi]

The following publications are possibly variants of this publication:

A 16-Gb/s Baud-Rate CDR Circuit With One-Tap Speculative DFE and Wide Frequency Capture RangePo-Yuan Chou, Wei-Ming Chen, Shen-Iuan Liu. tvlsi, 32(3):480-484, March 2024. [doi]

A 12.93-16 Gb/s Reference-Less Baud-Rate CDR Circuit With One-Tap DFE and Semirotational Frequency DetectionHsi-Kai Peng, Shen-Iuan Liu. tvlsi, 32(4):787-791, April 2024. [doi]

A 1.45-pJ/b 16-Gb/s Edge-Based Sub-Baud-Rate Digital CDR CircuitWen-Chi Huang, Shen-Iuan Liu. tcasII, 69(12):4709-4713, 2022. [doi]

runs on WebDSL